CPU cache

Results: 1614



#Item
651Central processing unit / Microprocessors / Computer memory / Explicit Data Graph Execution / CPU cache / Instruction set / Microarchitecture / Simultaneous multithreading / MIPS architecture / Computer architecture / Computer hardware / Computer engineering

HC17.S5T2 The Design and Implementation of the TRIPS Prototype Chip.ppt

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 23:47:27
652Cache / Solid-state drive / Page replacement algorithm / Flash memory / SSD / CPU cache / Serial ATA / VRPM / Hybrid array / Computer hardware / Computer memory / Computing

Hybrid Storage Management for Database Systems Xin Liu Kenneth Salem University of Waterloo, Canada

Add to Reading List

Source URL: www.vldb.org

Language: English - Date: 2013-06-29 06:38:00
653Computing / Computer architecture / Very long instruction word / Media processor / CPU cache / Digital signal processors / Computer hardware / TriMedia

The Trimedia TM-1 PCI VLIW Media Processor Gerrit A. Slavenburg Selliah Rathnam Henk Dijkstra

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:47:48
654Software / Apache Hadoop / Cache / Solid-state drive / Computer data storage / CPU cache / Data Intensive Computing / Dynamic random-access memory / Computing / Computer memory / Computer hardware

Disk-Locality in Datacenter Computing Considered Irrelevant Ganesh Ananthanarayanan, Ali Ghodsi, Scott Shenker, Ion Stoica University of California, Berkeley {ganesha, alig, shenker, istoica}@cs.berkeley.edu 1 Introduct

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2011-04-18 15:09:08
655Central processing unit / Cache / CPU cache / Microprocessors / Memory hierarchy / Multi-core processor / Computer hardware / Computer memory / Computing

Performance Effects of a Cache Miss Handling Architecture in a Multi-core Processor Magnus Jahre Lasse Natvig Department of Computer and Information Science (IDI), NTNU {jahre,lasse}@idi.ntnu.no

Add to Reading List

Source URL: www.nik.no

Language: English - Date: 2007-10-10 07:11:28
656Computer memory / Classes of computers / Instruction set architectures / Dynamic random-access memory / CPU cache / Intel / Digital Equipment Corporation / Reduced instruction set computing / Advanced Micro Devices / Computing / Computer hardware / Computer architecture

August 8, [removed]Memorial Auditorium Sunday Tutorial Schedule 7:30 -8:30

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:45:18
657Software engineering / Software optimization / Central processing unit / Profiling / Cache / Debugging / Valgrind / CPU cache / Instrumentation / Computing / Computer programming / Profilers

A Tool Suite for Simulation Based Analysis of Memory Access Behavior Josef Weidendorfer† , Markus Kowarschik†† , Carsten Trinitis† † Technische Universit¨

Add to Reading List

Source URL: valgrind.org

Language: English - Date: 2006-09-22 16:39:24
658Multiply–accumulate operation / CPU cache / 128-bit / Computer architecture / Computing / Computer hardware / Computer arithmetic / Digital signal processing

POWER Overview Rise concurrent execution branch unit fixed point unit

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:44:19
659Parallel computing / Cache coherency / Computer buses / CPU cache / Central processing unit / Non-Uniform Memory Access / Cache coherence / Cache / Conventional PCI / Computing / Computer hardware / Computer memory

Design and Implementation of the NUMAchine Multiprocessor A. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux, K. Loveless, N. Manjikian , S. Srbljic , M. Stumm, Z. Vranesic and Z. Zilic  

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 1999-09-21 22:20:54
660CPU cache / Non-Uniform Memory Access / Cache coherence / Speedup / Cache-only memory architecture / SMP - Symmetric Multiprocessor System / Cache / Memory hierarchy / Scalable Coherent Interface / Computing / Parallel computing / Computer memory

The NUMAchine Multiprocessor R. Grindley, T. Abdelrahman, S. Brown, S. Caranci, D. DeVries, B. Gamsa, A. Grbic, M. Gusat, R. Ho, O. Krieger, G. Lemieux, K. Loveless, N. Manjikian, P. McHardy, S. Srbljic, M. Stumm, Z. Vra

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 2000-09-02 04:07:38
UPDATE